Abstract-We present an MOS capacitance-voltage measurement methodology that, contrary to present methods, is highly robust against gate leakage current densities up to 1000 A/cm 2 . The methodology features specially designed RF test structures and RF measurement frequencies. It allows MOS parameter extraction in the full range of accumulation, depletion, and inversion.
I. INTRODUCTION
A S CMOS device dimensions are scaled below 100 nm, the concurrent gate dielectric thinning leads to progressively higher gate leakage currents. Tunnel current densities up to 1 kA/cm are foreseen for the near future in some CMOS logic applications [1] . Although this may be acceptable from a functional point of view, such leakage currents complicate fundamental MOS characterization techniques like charge pumping [2] , time-dependent dielectric breakdown tests [3] , and capacitance-voltage measurements [4] - [8] . Gate leakage affects the measurement of the characteristic as well as its interpretation. This can be understood conceptually by considering a simple three-element equivalent circuit for the leaky MOS capacitor as sketched in Fig. 1 . The capacitance is connected in parallel to a (strongly bias-dependent) differential conductance arising from gate current. An external resistance , originating e.g., from gate resistance, is also inevitable. The impedance of this three-element circuit and the related quality factor can be expressed as (1) (2) The quality factor determines to a large extent if a capacitance measurement at angular frequency will yield an accurate value. When , capacitance measurement and analysis is straightforward. For , careful analysis (with quantification of the parasitic contributors and ) can still yield a good value of the capacitance, provided that a good model is used. The three-element approximation of Fig. 1 , used here for a qualitative illustration, has its limitations [6] , [8] . For , the instrument precision is spent on accurate determination of (one of) the resistive components, and the measurement of the imaginary part gradually becomes inaccurate. More importantly, when the quality factor is low, imperfections in the equivalent circuit approximation result in a significant error on the calculated value of (as illustrated, e.g., by the results in [6] ).
The quality factor rises linearly with frequency in the lowfrequency range, reaches a maximum at frequency , and then drops linearly with frequency as sketched in Fig. 2 . Taking in (2) yields the following expressions for and :
As long as the measurement instrument limitations (precision, frequency, range) do not play a role, a measurement at will 0894-6507/04$20.00 © 2004 IEEE lead to the most accurate value for . To obtain , it follows directly from (4) that should satisfy (5) This equation shows that the higher the gate leakage (and hence ), the lower the external resistance must be. This is an important design criterion for RF-CV test structures, as discussed in the next section.
When , the quality factor is above unity in a frequency range around . This frequency range is defined by the minimum measurement frequency and the maximum frequency , as indicated in Fig. 2 . Expressions for and can be readily derived from solving in (2)
The minimum frequency is dictated by the magnitude of the gate leakage . Typical MOS capacitors as studied in present research and development work suffer from gate leakage to such an extent that measurements in the normal LCR range of 1 kHz-1 MHz are inadequate. For example, a 10 10 m MOS capacitor with 10 A/cm gate leakage typically has pF, , and -leading to MHz. As will rise linearly with above , a good measurement on such a device is best conducted above 10 MHz.
The highest measurement frequency is constrained by external resistance. When excessive gate leakage forces the application of RF measurement frequencies [following (6) ], the external resistance must, therefore, be reduced to a minimum to still allow a good measurement of capacitance.
II. TEST STRUCTURE DESIGN
Conditions (5)- (7) dictate the layout of a test structure to a great extent. There is design freedom in the choice of device area and the external resistance (influenced, e.g., by geometric choices and by impurity distributions in the substrate). Gates are connected at both ends (on field isolation) to metal-1, to the Port-1 bond pad of a ground-signal-ground test structure. Sources are contacted to ground and drains to Port-2. Entire structure is surrounded by a well connection ring ("guard ring"), connected to ground.
While specific capacitance and specific conductance are fixed for a given dielectric (and dc bias), the external resistance in many cases scales with the square root of area (see, e.g., [11] and [12] ). Therefore, a smaller area device will yield an improved as the product decreases. For any reasonable dielectric (with a leakage current density below 1 kA/cm ), the condition can be met by a careful design of the test structure: abundant, nearby well contacts and a small gate area. (For a sufficiently high total capacitance, several devices with separate well contacts can be connected in parallel, as in [9] .) Fig. 3 shows a layout used for RF transistors that fulfills these requirements. Once a design has been created in line with the above considerations, estimates for and can be made, from which it can be readily determined if the test structure is suitable for measurement or not.
III. DEVICE FABRICATION AND CHARACTERIZATION
The experimental study of measurements at gigahertz frequencies (RF-CV measurements) is carried out using transistors designed for two-port RF characterization in GSG configuration. They consist of many gates connected in parallel, with a layout resulting in very low gate resistance and low well resistance, as described in the previous section. Submicron channel lengths are used to suppress channel resistance. The gate is connected to Port 1, drain connected to Port 2. The gate is biased, all other terminals are grounded.
Devices were fabricated in a standard six-metal 0.12-m CMOS flow, and in a single-metal CMOS research process.
-parameter measurements in the range 0.1-48 GHz were carried out on-wafer using an HP 8510C network analyzer. The measurements were accompanied by SOLT calibration and open-short de-embedding [10] .
IV. VALIDATION OF RF-CV MEASUREMENTS measurements between 0.5 and 10 GHz are shown in Fig. 4 . Here, , which is only a good approximation of the MOS capacitance when the external resistance is negligible. At the lowest frequencies, the shape of the curve is as expected, with the accumulation behavior of an ultrathin dielectric and inversion capacitance decreasing due to gate depletion. The depletion region around , shows only a moderate decrease in capacitance because this is a submicron channel device with significant gate-drain overlap capacitance.
At frequencies above 1 GHz, we observe a drop in the capacitance at accumulation bias. It is accompanied by a downward bend of the real part of ; see Fig. 5 . This is not due to a drop in the MOS capacitance, but rather the signature of a significant external series resistance. The origin is the well resistance , which results in a limited response time of bulk holes; see Fig. 6 . In this figure, we have explicitly separated the overlap regions, with capacitance and conductance , from the intrinsic or "channel" region with capacitance and conductance . In accumulation and depletion, charging and discharging of requires holes to move from the "channel" re- gion to the ground connection through . This transport is limited by the characteristic delay time , which implies [in line with (7)] that the measurement frequency is restricted to (8) For the transistor under study, ps. As a result, the depletion and accumulation capacitances of are attenuated at frequencies above 1 GHz.
The observed gate capacitance does not drop entirely to zero due to this series resistance effect, because of the overlap capacitance and also because the small signal can pass to Port 2 via and the junction capacitance . In other words, the holes required to charge and discharge can also be supplied from the junction capacitance. Altogether, it is far from trivial to determine directly from these measurements because the small signal applied to the gate can follow several paths to ground. Instead, since the measurements at GHz are unaffected by is best derived from those measurements.
For this purpose, we measured the parameters of two devices with equal design except for the gate lengths, being 130 and 180 nm. From the difference of the obtained curves, we can establish the of a 50-nm channel segment. The capacitance of this segment is shown in Fig. 7 . A model can now be fitted to these data to obtain the required MOS parameters. As an example, we fitted MOS Model 11 [13] over the full curve, also shown in the figure. (MOS Model 11 is a physics-based compact model describing the MOS transistor functionality for digital, analog, and RF circuit design.) Fit values were: a flat band voltage of V, 1.9-nm oxide thickness, an effective gate doping cm , and a substrate doping of cm (using no other fit parameters). These values are well in line with the expected values for this 0.12 m CMOS process.
V. RF-CV AND GATE LEAKAGE
The RF-CV measurement method can cope with a large gate leakage current. We fabricated RF transistors with high-leakage dielectrics in a research process flow (based on 0.18-m CMOS) using a different design of RF structures. These de- vices unfortunately have a much higher product (by design), preventing the correct measurement of accumulation and depletion capacitance in the channel. In inversion, however, does not play a role while the gate leakage current is at its highest. The external resistance in inversion (being the sum of gate, channel, and source/drain resistances) is well below 1 , which adequately solves the measurement problems discussed in, e.g., [14] . Fig. 8 shows the measured inversion capacitance. was obtained from the capacitance difference between a 1-and a 0.2-m gate length device. (For this to be meaningful, the threshold voltage difference between these devices must be limited.) No capacitance "rolloff" is observed, as a direct consequence of the gigahertz frequency. This can be seen from Fig. 9 . The figure shows the imaginary and real parts of the input admittance and the quality factor of a 0.2-m gate length device, as a function of frequency. The real part of is dominated by the oxide conductance at lower frequencies (horizontal part of the curve) and by the external (differential) resistance at higher frequencies (steeply rising curve). The external resistance is the sum of gate, channel, and drain resistances. As a result, when high gate leakage is present the capacitor quality factor is only larger than unity in a frequency band around 1 GHz, as illustrated by Fig. 10 . Note the shape of the quality factor versus frequency, which matches very well the predicted shape when a simple three-element approximation is used (cf. Fig. 2 ).
To assess the validity of the obtained curves for MOS parameter extraction, we fitted MOS Model 11 to the data, with substrate doping, gate doping, and oxide thickness as the only free parameters. The fit results are listed in Table I , for fits obtained on curves taken at various frequencies. The obtained values for the fit parameters are well in line with the expectations for this process. The MOS Model 11 fit yields an oxide thickness and gate doping level independent of frequency in the range 0.2-2 GHz, while it fits poorly outside that region (due to a low quality factor).
VI. CONCLUSION
This paper presents the RF-CV methodology, which allows the measurement and analysis of capacitance-voltage curves even in the presence of gate leakage exceeding 1000 A/cm . On the basis of theoretical and experimental findings, design guidelines are formulated for RF capacitors. When these guidelines are followed, the appropriate characteristics are obtained around 1 GHz. These can be used for the extraction of MOS parameters such as (equivalent) oxide thickness, substrate doping concentration, and gate depletion. Since power and functionality requirements restrict the gate leakage in CMOS circuits to typically 1000 A/cm , the presented methodology is well suited for the characterization of any dielectric foreseen in future CMOS technologies.
